DILPHIN DESIGN

### **ENERGY-EFFICIENCY WITHOUT LIMITS**





2/20/2020

3

Confidential

## EE IPs TO DESIGN EE SoCs IN EACH POWER MODE

#### SLEEP MODE Down to 350 nA

- uLDO incl. Vref: 140 nA
- POR-BOR-LP: 5 nA
- 32k RC Oscillator: 55 nA
- 32k XTAL Oscillator: 70 nA
- AON logic with thick oxide library: <20 nA
- Power gating of core domains: up to x10 leakage reduction
- IO power gating...

#### TRIGGERING MODE In µA range

- Voice Activity Detector (always-on/DSP-less): 8 uA
- uLP comparator: 560 nA
- intelligent DMA: up to x3 lower power
- Intelligent peripherals (I2S...): up to x4 times lower power...

#### ACTIVE MODES In µA/MHz range

- DC-DC converter: up to 95% efficiency with <5 mVpp switching noise
- Closed loop Adaptive Body Biasing for up to x10 EE improvement
- uLP audio ADC: 150 uA
- uLP audio DAC: < 1 mA</li>
- uLP Cache Ctrl: up to x5 lower power...

#### MODE TRANSITIONS x2 to x4 faster

- Combo VREG with continuous supply between sleep and active modes
- Up to x4 faster wake-up time of each power domain...

## SPEED PLATFORMS: ENERGY-EFFICIENCY WITHOUT LIMITS



20/02/2020

5

Confidential

# Reduced design effort with reduced design risks

