


SMASH 5.8 extends its capabilities for mixed signal code-coverage and sensitivity-analysis up to detecting flaws in Virtual Testbenches and to identifying circuit weaknesses for the DfM conscious designer. Improvement on the block-busting GUI features facilitate further the adjustments of speed versus accuracy, as well as tracing, now augmented for a hierarchical view applicable to mixed signal design.

KEY ENHANCEMENTS

- Code coverage for HDL-AMS
- DC & small-signal dispersion sensitivity analysis
- Power consumption estimation after Place & Route with SPEF back-annotation
- Enhanced GUI with tree view selection of traces and interactive logging panes
- BSIM4v5 update including a well proximity effect model
- CSDF and VCD output formats for exporting of analog and logic simulation results
- VDA automotive libraries bundled



DESCRIPTION OF THE ENHANCEMENTS


With analysis of sensitivity to dispersion, SMASH provides a fast and accurate solution for the problems of design for yield, manufacturability and robust design of nano-electronic analog circuits. Compared to Monte Carlo analysis, the sensitivity to dispersion is thousands of times faster. Furthermore, the sensitivity to dispersion analysis provides the contribution of each component to the total dispersion, thus design debugging becomes trivial.

As SCROOGE enables power consumption analysis before Place & Route, the SPEF back-annotation now provides it with parasitic capacitance back-annotation for an accurate power consumption analysis after Place & Route. Parasitic capacitances are taken into account to back-annotate the Liberty wire load model. This allows to consider the exact routing capacitance both for cell interconnection wires and for clock trees, which represent an important part of the consumed power.

For increased interoperability, simulation results can now be exported into standard VCD (Verilog Change Dump) format for logic or CSDF (Common Simulation Data Format) for reuse in all compatible EDA solutions. Of course, SMASH can also import and display VCD or CSDF results as well as.



SMASH is available identically under Linux, Solaris and Windows.



Virtual Testbench exhaustivity is of prime importance for validating circuit designs. HDL-AMS code coverage objectively improves results obtained with unitary tests by providing an immediate measure of tested code completeness.

Designers improve their test development productivity thanks to a clear view of code coverage status allowing to track undetected bugs by identifying untested portions of HDL code and to optimize Testbench development with coverage measurements. It can be done at an early stage in the flow for code execution check. Verification can then be complemented by signal coverage, the toggle test already provided by SMASH, which allows to associate a coverage method to different design levels.

Instance	Statement	Branch	Condition	Expression
triac52	99.88%	97.93%	20.00%	66.67%
triac52.L	99.88%	97.93%	N/A	N/A
triac52.ereg	99.88%	75.00%	N/A	N/A
triac52.ck	100.00%	100.00%	N/A	100.00%
triac52.d	100.00%	100.00%	100.00%	100.00%
triac52.d.uauu	100.00%	97.87%	N/A	N/A
triac52.d.uauu.addsub	100.00%	100.00%	100.00%	N/A
triac52.d.uauu.decimalAdjust	100.00%	100.00%	100.00%	100.00%
triac52.d.uauu	100.00%	100.00%	N/A	100.00%
triac52.d.udic	100.00%	95.75%	100.00%	N/A
triac52.d.udrv	100.00%	90.51%	N/A	N/A
triac52.d.usr	100.00%	100.00%	N/A	N/A
triac52.d.usq	100.00%	100.00%	100.00%	N/A
triac52.d.usq.sethb3rq	100.00%	100.00%	N/A	100.00%
triac52.d.usq.sethb3rq	100.00%	100.00%	100.00%	100.00%
triac52.d.umul	100.00%	100.00%	N/A	N/A
triac52.d.usp	100.00%	100.00%	N/A	N/A
triac52.d.upc	100.00%	97.38%	N/A	100.00%
triac52.d.usq	100.00%	100.00%	100.00%	N/A

Global reports give an overview of the design's coverage for statements, branches, conditions and expressions as well as links to more detailed analyses.

HTML reports make it easier to navigate analysis results and share them with the rest of your design team.

Detailed reports help figuring exactly where coverage problems are and how to write test cases to solve them.


Hit timing keeps track of when each statement, branch, condition or expression has been hit making it easy to figure out which part of the testbench is useful to cover a specific functionality of the design.

Condition coverage
Coverage: 20.00% (131 report items)
Condition $((((CHIPSELS == 376000) \vee ((CHIPSELS == 376100) \vee ((CHIPSELS == 376001) \vee ((CHIPSELS == 376010))))))$ line 343
Coverage: 20.00% (131 report items)
OR sub-expression / CHIPSELS == 376000 / ((CHIPSELS == 376100) / ((CHIPSELS == 376001) / ((CHIPSELS == 376010)))

CHIPSELS == 376000	1	0
CHIPSELS == 376100	1	0
CHIPSELS == 376001	1	0
CHIPSELS == 376010	1	0
Hit# (130x4 total)	0	0

Expression coverage
Coverage: 66.67% (131 report items)
Expression $((MEMADDRSIGNAL [15 : 14] == 27600) \vee ((MEMADDRSIGNAL [15 : 14] == 27611))$ line 130
OR sub-expression / MEMADDRSIGNAL [15 : 14] == 27600 / ((MEMADDRSIGNAL [15 : 14] == 27611)

MEMADDRSIGNAL [15 : 14] == 27600	1	0
MEMADDRSIGNAL [15 : 14] == 27611	1	0
Hit# (130x6 total)	18323	2440



Dynamic coverage with interactive display of waveforms helps create smaller test cases and schedule virtual tests for shorter simulation durations in order to provide optimal verification for each component in the design.



SMASH is available identically under Linux, Solaris and Windows.